PTO/SB/08A(10-01)
Approved for use through 10/31/2002. OMB 651-0031
US Patent & Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use as many sheets as necessary)

Complete if Known	
Application Number	09/637532
Filing Date	August 11, 2000
First Named Inventor	Rumynin, Dmitriy
Group Art Unit	2124
Examiner Name	Malzahn, David

Sheet 1 of 2

Attorney Docket No: 1365.033US1

US PATENT DOCUMENTS

Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate
	US-2002/0026465	02/28/2002	Rumynin, D, et al.	708	210	01/25/2001
	US-2002/0078110	06/20/2002	Rumynin, D, et al.	708	210	07/27/2001
	US-3,634,658	01/11/1972	Brown, Richard	235	92LG	03/19/1970
	US-3,757,098	09/04/1973	Wright, Carl	235	175	05/12/1972
	US-4,607,176	08/19/1986	Burrows, James, et al.	307	449	08/22/1984
	US-5,095,457	03/10/1992	Ho-sun Jeong,	364	758	02/01/1990
	US-5,175,862	12/29/1992	Phelps, Andrew, et al.	395	800	06/11/1990
	US-5,497,342	03/05/1996	Mou, et al.	364	786	11/09/1994
	US-5,524,082	06/04/1996	Horstmann, P. , et al.	364	489	06/28/1991
	US-6,023,566	02/08/2000	Belkhale, K., et al.	395	500.03	04/14/1997

FOREIGN PATENT DOCUMENTS

Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T²
	EP-0168650	01/22/1986	Darringer, J. , et al.	G06F	15/60	
	EP-0309292	03/29/1989	Nishiyama, T. , et al.	G06F	15/60	
	EP-0442356	08/21/1991	Chang, Yen C.			
	FR-2475250 with English abstract	08/07/1981	Houdard, Jean-Pierre , et al.	606F	7/38	
	GB-2016181	09/19/1979	Gajski, Daniel	606F	7/39	
	GB-2062310	05/20/1981	Ohhashi, Masahide , et al.	606F	7/52	
	GB-2365636	02/20/2002	Rumynin, D , et al.	G06F	7/60	
	GB-2365637	02/20/2002	Dmitriy, R	G06F	7/60	
	WO-02/12995	02/14/2002	Meulemans, P	G06F	7/00	
	WO-99/22292	05/06/1999	Verbauwhede, Ingrid			

OTHER DOCUMENTS -- NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No [1]	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
		CHAKRABORTY, S. , et al., "Synthesis of Symmetric Functions for Path-Delay Fault Testability", 12th International Conference on VLSI Design, (1999),pp. 512-517	
		DEBNATH, D. , "Minimization of AND-OR-EXOR Three-Level Networks with AND Gate Sharing", IEICE Trans. Inf. & Syst., E80-D, 10, (1997),pp. 1001-1008	
		DRECHSLER, R. , et al., "Sympathy: Fast Exact Minimization of Fixed Polarity Reed-Muller Expressions for Symmetric Functions", IEEE, (1995),pp. 91-97	
		DRECHSLER, R. , et al., "Sympathy: Fast Exact Minimization of Fixed Polarity Reed-Muller Expressions for Symmetric Functions", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 16(1), (1997),pp. 1-5	
		FLEISHER, H , "Combinatorial Techniques for Performing Arithmetic and Logical	

EXAMINER D. H. Malzahn DATE CONSIDERED 2/7/05

Substitute Disclosure Statement Form (PTO-1449)

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. [1] Applicant's unique citation designation number (optional) [2] Applicant is to place a check mark here if English language Translation is attached

PTO/SB/08A(10-01)
Approved for use through 10/31/2002. OMB 651-0031
US Patent & Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use as many sheets as necessary)

Complete if Known	
Application Number	09/637532
Filing Date	August 11, 2000
First Named Inventor	Rumynin, Dmitriy
Group Art Unit	2124
Examiner Name	Malzahn, David

Sheet 2 of 2

Attorney Docket No: 1365.033US1

OTHER DOCUMENTS -- NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No [1]	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T [2]
		Operations", IBM Research Center, RC-289, Research Report, (July 18, 1960),22 pages	
		GOTO, et al., "A 54 x 54-b Regularly Structured Tree Multiplier", IEEE Journal of Solid-State Circuits, Vol 27, No. 9, (Sept. 1992),1229-1236	
		HEKSTRA, et al., "A Fast Parallel Multiplier Architecture", IEEE International Symposium on Circuits and Systems; Institute of Electrical and Electronic Engineers, c1977-c1996, 20v. :ill. :28cm, (1992),2128-2131	
		HO, I. , et al., "Multiple Addition by Residue Threshold Functions and Their Representation By Array Logic", The Institute of Electrical and Electronics Engineers, Inc., Reprinted, with permission from IEEE Trans. Comput. C-22: 762-767, (1973),pp. 80-85	
		NIENHAUS, H. , "Efficient Multiplexer Realizations of Symmetric Functions", IEEE, (1981),pp. 522-525	
		OKLOBDZIJA, V G., et al., "Improving multiplier design by using improved column compression tree and optimized final adder in CMOS technology", IEEE transactions on Very Large Scale Integration (VLSI) Systems, IEEE, Inc, New York, vol. 3, no. 2,(1995),292-301	
		VASSILIADIS, S. , et al., "7/2 Counters and Multiplication with Threshold Logic", IEEE, (1997),pp. 192-196	
		ZURAS, D , et al., "Balanced delay trees and combinatorial division in VLSI", IEEE Journal of Solid State Circuits, SC-21, IEEE Inc, New York, Vol. SC-21, no. 5,(1986),814-819	

EXAMINER D. H. Malzahn DATE CONSIDERED 2/7/05

Substitute Disclosure Statement Form (PTO-1449)

[1] EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. [2] Applicant's unique citation designation number (optional) [3] Applicant is to place a check mark here if English language Translation is attached

PTO/SB/08A(10-01)
Approved for use through 10/31/2002. OMB 651-0031
US Patent & Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use as many sheets as necessary)

Sheet 1 of 1

Complete if Known	
Application Number	09/637,532
Filing Date	August 11, 2000
First Named Inventor	Rumynin, Dmitriy
Group Art Unit	2124
Examiner Name	Malzahn, David

Attorney Docket No: 1365.033US1

US PATENT DOCUMENTS

Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate
DM	US-5,978,827	11/02/1999	Ichikawa, T	708	709	04/10/1996

FOREIGN PATENT DOCUMENTS

Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T[2]

OTHER DOCUMENTS -- NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No [1]	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T[2]
DM		BEDRIJ, O. J., "Carry-Select Adder", IRE Trans., EC-11, (June 1962),340-346	
DM		KNOWLES, S. , "A Family of Adders", Proc. 14th IEEE Symp. on Computer Arithmetic, (1999),30-34	
DM		KOGGE, P. M., et al., "A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations", IEEE Trans. Computers, Vol. C-22, No. 8, (Aug. 1973),786-793	
DM		LADNER, RICHARD E., et al., "Parallel Prefix Computation", Journal of ACM, Vol. 27, No. 4, (Oct. 1980),831-838	
DM		LING, HUEY , "High-Speed Binary Adder", IBM Journal of Research and Development, Vol. 25, No. 3, (1981),156-166	
DM		SKLANSKY, J. , "Conditional-Sum Addition Logic", IRE Trans., EC-9, (June 1960),226-231	
DM		WEINBERGER, A. , et al., "A Logic for High-Speed Addition", Nat. Bur. Stand. Circ., 591, (1958),3-12	

EXAMINER D.H. Malzahn **DATE CONSIDERED** 2/17/05

Substitute Disclosure Statement Form (PTO-1449)

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. [1] Applicant's unique citation designation number (optional) [2] Applicant is to place a check mark here if English language Translation is attached

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use as many sheets as necessary)

Sheet 1 of 1

Complete if Known

Application Number	09/637,532
Filing Date	August 11, 2000
First Named Inventor	Rumynin, Dmitriy
Group Art Unit	2124
Examiner Name	Malzahn, David
Attorney Docket No: 1365.033US1	

US PATENT DOCUMENTS

Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Filing Date If Appropriate
	US-2004/0103135 A1	05/27/2004	Talwar, S.	09/22/2003
	US-2004/0153490 A1	08/05/2004	Talwar, S. , et al.	11/14/2003
	US-5,701,504	12/23/1997	Timko, M. A.	12/28/1994

FOREIGN PATENT DOCUMENTS

Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	T[2]
	GB-2263002	07/07/1993	Poon, J. T.	

OTHER DOCUMENTS -- NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No [1]	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T[2]
		NICHOLSON, J. O., "Parallel-Carry Adders Listing Two-Bit Covers", IBM Technical Disclosure Bulletin, 22(11), (April, 1980),5036-5037	
		ONG, S. , et al., "A Comparision of ALU Structures for VLSI Technology", Proceedings, 6th Symposium on Computer Arithmetic (IEEE), (1983),10-16	
		SCHMOOKLER, M. S., et al., "Group-Carry Generator", IBM Technical Disclosure Bulletin, 6(1), (June, 1963),77-78	
		WEINBERGER, A. , "Extension of the Size of Group Carry Signals", IBM Technical Disclosure Bulletin, 22(4), (September, 1979),1548-1550	
		WEINBERGER, A. , "Improved Carry-Look-Ahead", IBM Technical Disclosure Bulletin, 21(6), (November, 1978),2460-2461	

EXAMINER D. H. Malzahn **DATE CONSIDERED** 2/7/05

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. [1] Applicant's unique citation designation number (optional). [2] Applicant is to place a check mark here if English language Translation is attached.